• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 81 subscribers
  • Views 111 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28035: ADC

Anka Zhang
Intellectual 860 points
Part Number: TMS320F28035

Is there a mechanism to ensure the ADCSOCFLG1 or ADCSOCOVF1 register is 0 after one conversion?

  • 0
    TI__Genius 16460 points

    Hi,

    The ADCSOCFLG1 bit for a given SOC will be set to 0 when a conversion starts for that SOC. If another conversion is triggered while the previous conversion is still ongoing, then the  ADCSOCFLG1 will be set to one until the next conversion starts. 

    Best Regards,

    Ben Collier

  • 0 in reply to Benjamin Collier
    TI__Intellectual 860 points

    Is there a mechanism to ensure soc won't miss any bit of 1 flag after one conversion? 

    To make sure AD conversion occurs on each expected channel, the software may be added a line of check statements like " if (ADCSOCFLG1==0)".  If the chip itself has a similar confirmation mechanism to check it? If it doesn't have one, where can this line be added to ensure that the stability of the entire code project is not affected?

  • 0 in reply to Anka Zhang
    TI__Genius 16460 points

    Hi Anka,

    Are you trying to make sure that the ADC will not miss a conversion if the ADCSOCFLG1 already is set to 1? What is being used as the trigger for the ADC? 

    Best Regards,

    Ben Collier