Part Number: TMS320F28386D
Dear experts and TI developers,
I have a question about the size of the CPU2TOCMMSGRAM.
Within the TI linker of CPU2 (2838x_FLASH_lnk_cpu2.cmd), the size of this memory is 0x800 for each direction (2KB)
CPUTOCMRAM : origin = 0x039000, length = 0x000800 CMTOCPURAM : origin = 0x038000, length = 0x000800
On the other hand, in accordance with the TI linker of CM (2838x_FLASH_lnk_cm.cmd) there are 2 sections of 0x800; therefore, the whole size in 0x1000 for each direction (4KB)
CPU2TOCMMSGRAM0 : origin = 0x20084000, length = 0x00000800 CPU2TOCMMSGRAM1 : origin = 0x20084800, length = 0x00000800 CMTOCPU2MSGRAM0 : origin = 0x20086000, length = 0x00000800 CMTOCPU2MSGRAM1 : origin = 0x20086800, length = 0x00000800
I noticed an inconsistency within the documentation (SPRSP14E – MAY 2019 – REVISED JUNE 2023).
Here, in accordance with the memory map in Table 8-1, there are 2 sections of 0x400. Therefore, the whole size is 0x800 for each direction (2KB)
On the other hand, in table 5.1 of the same document reports on a memory size equal to 4KB for each direction...
Please, could you clarify me what is the size of the shared RAM between CM and CPU2?
Thank you.
Best regards,
Benito