This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi All,
the document SPRZ545 – JULY 2023 on page 17 states about "Prefetching Beyond Valid Memory", and table 3-1 shows two RAM memory addresses that user has to take care.
Now, I'm going to compare the 2 RAM memory addresses I found on table 3-1 with the memory map I found on the datasheet SPRSP69-JULY 2023.
M1 RAM
The address and the structure of memory M1 I found on the data sheet, matches the advice I found on Errata
GS15 RAM
The address and the structure of memory GS15 I found on the data sheet, here named D3 Ram, doesn't match the advise I found on the errata.
The reason is that I don't found a memory boundary and the mentioned address, 0x001-CFFF, is inside D3.
Am I being wrong ?
Thank you very much,
Ettore
Am I being wrong ?
I see there is an issue in Errata. I'll let our team know about it and make appropriate correction in the errata document.
Thank you for your feedback.
Regards,
Vivek Singh
Hi Vivek,
I will wait for the Errata update.
Thank you for your support.
Regards,
Ettore