Part Number: TMS320F28379D
Dear TI expert,
We're able to run the high resolution examples. But after PWM outputs is routed through CLB OutLUT block, high resolution is lost.
How can we achieve high resolution after CLB?
Thanks.
Regards,
Jitendra
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: TMS320F28379D
Dear TI expert,
We're able to run the high resolution examples. But after PWM outputs is routed through CLB OutLUT block, high resolution is lost.
How can we achieve high resolution after CLB?
Thanks.
Regards,
Jitendra
Hi Jitendra,
If the CLB is configured to sync the ePWM input, then HRPWM features will not work because the CLB is clocked at 100 mhz, your resolution is limited to 10ns and not 180ps. It is not recommended to have the ePWM input signals not configured to be synchronized within CLB.
Best,
Ma
Hi Ryan,
Thanks. We're using CLB for straight forward logic operations on EPWM1A and EPWM1B, without any state machine or timer functionality.
Regards,
Jitendra
Hi Jitendra,
Did the above answer help with your question? If so, we can close this thread.
Thank you,
Ma
Hi Ryan, thanks.
You may close the thread.
We are looking for the solution on how to achieve high resolution with some simple logic gates operation. Let me know if you can suggest something.
Regards,
Jitendra