In RAM ECC, we can disable correctable error interrupt through CEINTEN register. Can we do something similar for Flash ECC? I don't want to add another interrupt to the system for timing reasons.We have mainISR (ADC) and NMI ISRs.
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
