In our design we have the 25MHz Ethercat clock for PHY and Ethercat core coming in on AUXCLKIN, with a separate clock for all other CPU source on X1.
Meaning CPU clock and Ethercat core clock are not synchronous. Is there a potential problem arising from this structure?
