Part Number: TMS320F280039C
In spi_ex2_loopback_fifo_interrupts.syscfg Example even when the array that needs to be sent is empty and nothing has been written to Tx buffer, the TX Interrupt is hitting.
Can you please clarify the concept how does RX buffer and Tx buffer interrupt hits even after there is no
