• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 83 subscribers
  • Views 449 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TMS320F28386S: IPC Memory Shared between CPU1 and CM.

TMS320F28386S: Hard Coded Address and IPC Communication suggestion

Ramon Martins
Prodigy 216 points
Part Number: TMS320F28386S
Other Parts Discussed in Thread: C2000WARE, SYSCONFIG

Hi There,

As I mentioned in the other topic, the driverlib C2000Ware V 5.1.0.0 assumes that the data will be located at the same address on both cores CM and CPU. However, this may not always be the case. To ensure proper utilization of the IPC Queue Support provided by the SDK, it was suggested that I assign these variables to hardcoded addresses. Despite attempting to use the #pragma LOCATION directive, I encountered difficulties as it didn't work. How can I define these addresses so that the compiler assigns the correct addresses to variables in both the C28xx and Cortex_M4 cores?

If achieving this is not possible, I propose utilizing the IPC_sendCommand to exchange the addresses of the buffers during the IPC_initMessageQueue function and referencing this space as a pointer.

 Example:

[removed]

*edit: i made a example project with one solution please take a look.

example project

Best Regards,

Ramon