• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 82 subscribers
  • Views 384 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28P650DK: CPU2 Boot ROM Sequence

Rishitha
Prodigy 115 points
Part Number: TMS320F28P650DK


Tool/software:

Hi,

When debug session is launched for a dual core project, program is loaded in both cores and halts at main. But CPU1 application should release CPU2 from reset and it should set CPU2 boot mode. Then without running CPU1 application how CPU2 boot occurred?

  • 0
    Prodigy 115 points

    Need to know if debugger has the capability to boot CPU2, since the CPU2 application is running even if CPU1 doesn't set Boot Mode for CPU2

  • 0 in reply to Rishitha
    TI__Mastermind 39550 points

    Hi Rishita,

    When the debugger is connected, CPU2 will be in standalone boot mode so you can connect and execute code.  See snippet below from fig 4-4 (CPU2 Standalone Boot Flow) in Boot ROM chapter of the TRM.

    When debugger is connected, it follows the flow on the left and not having to wait for CPU1 to release reset.

    Regards,

    Joseph

  • 0 in reply to Joseph Casuga
    Prodigy 115 points

    If debugger reset starts CPU2 then what is the boot mode that CPU2 follows?

  • 0 in reply to Rishitha
    Prodigy 115 points

    Hi Joseph , Thanks for your time . Actual issue we are facing is, when all three resources  CPU1, CPU2 and CLA runs in parallel

    Scenario1:

    the logic  in CLA is not performing as expected (output we got is not as expected), When I set Boot mode selection for CPU2 from CPU1 . 

    Scenario 2:

    the logic in CLA is performing as expected, when I disable Boot mode selection from CPU1 and CPU2 follows standalone boot, when the debugger is connected 

  • 0 in reply to Rishitha
    TI__Mastermind 39550 points

    Hi Rishita,

    Not sure why there is a dependency for the CLA on CPU2 startup.  Code in CLA is loaded from CPU1 through CLA RAM.  Maybe in your code there is a handshake that is happening between CPU2 and CPU1 before the CLA code is transferred to the CLA RAM?

    Regards,

    Joseph