Tool/software:
Greetings,
I am porting CLB code from the 379D to the 388D. I can load the logic config registers and observe the correct values when I read memory. One of those values is an OLUT which has now been setup to always output a 1. But when I read the CLB_DBG_OUT.OUTx, all outputs report 0. I have checked the clocking to the CLB, and PCLKCR17 is 0xFF, which should be enabling all CLB clocks. And the dividers are what I want them to be to run the CLB at 100 MHz. Other than PCLKCR17, I can't find anything which would prevent a clock from getting to the tiles.
So maybe I'm looking in the wrong place. Is there something else I should be looking at to make the OLUT output appear?
Thank you,
Ed
