Part Number: TMS320F280039C
Tool/software:
Hi experts,
My customer is developing I-type three-level inverter. When tripping the inverter, they would need to trip the outer switch first, then trip the inner switch after a short delay.
They are now using the valley switching module to implement this, where the trip signal of outer switch is delayed in the valley switching module to generate the trip signal for the inner swtich.
However, they also need this delay when releasing the trip. The trip signal of inner switch should be released first, then the outer switch. Since the trip signal of the two switch is latched, they would be released at the same time upon a latch clear signal, either CBC or ONESHOT, and there would be no delay between the two trip release.
How to implement a delayed trip release signal?
They've run out of CLB resources already, it's better using the PWM modules to implement this function.
Regards,
Hang.