• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 239 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28035: What is the gpio status when reset?

Anka Zhang
Intellectual 2215 points

Part Number: TMS320F28035

Tool/software:

Hi expert,

My customer want to know when the watchdog trigger the reset, at the falling edge of XRS, waht's the status of gpio?

If the pwm is high level, and the the chip reset, at the falling edge of XRS, what's the level of the pwm gpio? Is it deterministic low or uncontrolled?

Below picture is from F2800137, my customer want to know if there is any difference with F28035: Yellow channel is gpio, Green channel is pwm. When the chip is triggered reset by watchdog, the gpio fall down immediately, and the pwm is oscillating uncontrollably for 530us。

Best Regards

Anka

  • 0
    TI__Genius 16476 points

    Hi Anka,

    When XRSN is asserted the I/O's transition to high impedance state.

    Will have to check the state during XRSn ramp but that duration is very small it should not contribute to the above mentioned issue.
    I would advise disconnect everything from the device and try the same on the controlcard and just check the pwm output by asserting xrsn pin.

    Thanks