• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 82 subscribers
  • Views 218 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LAUNCHXL-F280049C: TRM missing details DCACTL_DCBCTL reserved bit fields

Genatco
Guru 56198 points

Part Number: LAUNCHXL-F280049C

Tool/software:

Please provide the group with register details missing Technical Resource Manual (SPRUI33H – NOVEMBER 2015 – REVISED JUNE 2024) Seems these flags were never added and missed by others struggling to make the CMPSSn DAC output latches be cleared by several application software controls.

Reserved bits were likely later revision adding control bits ePWM module event select flags.

18.17.2.67 DCBCTL Register (Offset = C4h) [Reset = 0000h]

EVT1LATCLRSEL   00    DCAEVT1 Latched clear source select

18.17.2.66 DCACTL Register (Offset = C3h) [Reset = 0000h]

EVT1LATCLRSEL   00   DCBEVT1 Latched clear source select.

 

  • +1
    TI__Mastermind 20671 points

    Hi,

    Good catch, we have automation that generates these register tables. Seems these specific registers are hidden from the TRM. I've filed the literature bug to get this fixed in the next revision

    Regards,

    Peter

  • 0 in reply to Peter Luong
    Guru 56198 points

    Hi Peter,

    Can you give me any register bit details of the yellow boxed areas. The odd thing being PWM MUX selected CMPSS DAC (H/L) filters outputs sometimes when MCU silicon was newer SW calls to clear DAC filter latches often affect one or both latched state and/or status flags. Oddly depending on how ePWM DACB Event 1B action was configured to detect CMPSSn latch state. Seemingly the latch clear flags were toggling from reverse currents of ePWM DACB Event1B action qualifiers.  

  • +1 in reply to Genatco
    TI__Mastermind 20671 points

    Hi,

    See the below register description information (what would normally appear in the TRM register description)

    EVT1LATCLRSEL

    DCAEVT1 Latched clear source select

    DCAEVT1 Latched clear source select:
    00: CNT_ZERO event clears DCAEVT1 latch.
    01: PRD_EQ event clears DCAEVT1 latch.
    10: CNT_ZERO event or PRD_EQ event clears DCAEVT1 latch.
    11 : Reserved.

    EVT1LATSEL

    DCAEVT1 Latched signal select

    DCAEVT1 Latched signal select:
    0: Does not select the DCAEVT1 latched signal as source of DCAEVT1.force.
    1: Selects the DCAEVT1 latched signal as source of DCAEVT1.force.

    Regards,

    Peter