Tool/software:
Hello expert, I want to use DSP(slave machine)SPI and PC host computer (host) to transmit data to each other, SPI receives variable length data, and sends variable length data. My purpose is to reduce the CPU burden,
1.if the DMA send interrupt to send indefinite length data, SPI no FIFO transmission complete interrupt (INT_FLAG) to receive indefinite length data (more than 16 16-bit data); Can I do this configuration?
2.Will it increase the CPU burden?
3.If the DSP receives 40 16bit data, then the DSP carries out three transmission completion interrupt (INT_FLAG), the first transmission completion interrupt receives 16 16bit data, the second transmission completion interrupt receives 16 16bit data, the third transmission completion interrupt receives 8 16bit data, I have to understand right