• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 82 subscribers
  • Views 255 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F280039C: FSI delay line - PVT Variation

Stefan Schiffer1
Prodigy 160 points

Part Number: TMS320F280039C

Tool/software:

Hi TI-Team,

I need to compensate the FSI interface of the TMS320F280039C and am looking for more information about the FSI delay elements.

The minimum and maximum delay times of all delay elements are relatively far apart. For example, the range of all rx delay elements is between 10 ns and 30 ns. Does this variation come from the manufacturing process alone, or is it subject to voltage and/or temperature influences?

Is there any information on the PVT variation of the delay elements?

Thank you in advance.

Best regards,

Stefan

  • 0
    TI__Expert 3350 points

    Hi Stefan,

    Signal delays are introduced by system level components such as signal buffers, ferrite beads, isolators, and so on or board delays such as uneven trace lengths, long cable length, and so on.

    The FSI receiver module has a programmable delay line on each of the external signal inputs: RXCLK, RXD0, and RXD1. The delay elements introduce delays on the respective lines. This is to facilitate adjustment for signal delays introduced by system.

    To get more insight, please refer to this:

    Fast Serial Interface (FSI) Skew Compensation

    Thanks,

    Susmitha

  • 0 in reply to Susmitha Bumadi
    Prodigy 160 points

    Hi Susmitha,

    it was precisely these programmable delay line on each external signal inputs that i was referring to in my question.

    Thank you for sharing the document, I already know the application report. 

    Let's take a look at the datasheet SPRSP61C on Page 188:

    Due to the wide range of minimum and maximum delay compensation and the lack of information about the test parameters (voltage tolerance, temperature), I need more data about the PVT variation (process, voltage, temperature) for my application:

    Are the delay lines voltage-compensated?

    Are the delay lines temperature compensated?

    If there is no temperature and voltage compensation, how do changes in voltage and temperature affect the values?

    What is the standard deviation characteristic used? What standard deviation corresponds to the specified maximum and minimum values? Three-sigma, six-sigma or something else?

    Thank you in advance.

    Best regards,

    Stefan

  • 0 in reply to Stefan Schiffer1
    TI__Expert 3350 points

    Hi Stefan,

    I am checking with other experts here.I will get back to you shortly.

    Thanks,
    Susmitha

  • 0 in reply to Susmitha Bumadi
    TI__Expert 3350 points

    Hi Stefan,

    The numbers shown in the table are worst case min/max numbers..They would not go higher/lower than that. Unfortunately, there is no variation graph to show that.

    Thanks,

    Susmitha