This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F280037C: Optimizing eCAP for Reliable 400 kHz Bitstream

Other Parts Discussed in Thread: TMS320F280037C

Hello,

I am using the TMS320F280037C microcontroller and the eCAP module to capture a 29-bit bitstream from the SCALE EV gate driver (2SP0215F2Q0C). The bitstream operates at 400 kHz, and each bit is determined based on pulse width.

I have successfully configured eCAP0 to read the bitstream, and it works correctly when I disable other interrupts. However, when additional interrupts (such as a high-priority 10 kHz ISR) are enabled, I notice bit errors compared to the oscilloscope data.

Questions:

  1. How can I optimize my system to reliably capture the bitstream without disabling other interrupts?
  2. Could the interrupt latency be a limiting factor, and if so, how can I reduce it?

Any guidance or example implementations would be greatly appreciated.

Thanks!