• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 83 subscribers
  • Views 184 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TIDM-1000: Control Loop Block Diagram

Paul Mourès
Prodigy 20 points
Part Number: TIDM-1000


Tool/software:

Hello,
I have a question regarding the TIDM-1000 and its control loop (Mode 4, without neutral). In the schematic from the documentation, you’re acquiring the phase currents and voltages from the three-phase system as well as the output voltage.

If I look at it purely from a block diagram perspective, how are the control loops handled? Since there is no neutral, are you applying Clarke and Park transforms to convert the signals into the d-q reference frame, process the control there, and then apply the inverse transformation?

I’m having trouble connecting the functional diagram to the actual control loop.

  • 0
    TI__Expert 5686 points

    Hello,

    The expert is currently OOO due to US Holiday, please expect a response early next week.

    Regards,

    Sahana

  • +1 in reply to Sahana H G
    TI__Expert 4300 points

    Paul,

    1. This does not uses d-q reference.

    2. It has three individual inner current loops with third harmonic injection. 

    3. The DC bus regulation loop is assumed to be providing the power reference. This loop is divided by the square of the line voltages RMS to provide the conductance, which is further multiplied by the line voltage to give the instantaneous current command.  A split capacitor is used for the output voltage bus in the Vienna rectifier. The voltages across these capacitors may not naturally stay balanced hence a DC balance controller loop is added. This loop modulates an offset, which is added to the duty cycle, thus, modulating the current through the midpoint to balance the voltages on the split capacitor. A simple proportional gain is used for the DC bus balance controller, with the output of the balance loop given by

    Regards,

    Sumit

  • 0 in reply to Sumit Patil1
    Prodigy 20 points

    Thank you for your reply