This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

F29H850TU: Peripherals accessibility by different cores

Part Number: F29H850TU


Tool/software:

Hello TI team,

we initialize an FSI TX module by CPU1 and assign it to CPU3 at the end of initialization using DevCfgRegs. At the step when DevCfgRegs.FSITXA.bit.CPUSEL is programmed all FSI TX registers are reset to zeroes.

Is there a way to initialize FSI peripherals by CPU1 and control them by CPU3?

Regards, Dmitrii

  • Hi Dmitri,

    Let me look into this and get back to you by the end of the week.

    Best Regards,

    Aishwarya

  • Dmitrii,


    Just to be clear the CPUSEL functionality is not to assign peripheral access to CPU in F29x device.

    CPUSEL is only used for CPU selection logic for clock gating and Low power mode.

    Any CPU can configure FSI peripheral even without configuring CPUSEL to particular CPU.

    Thanks.

  • Also Peripheral reset is also controlled by CPUSEL,

    What you want to do should be possible with below sequence, please try and confirm at your end

    1) Bring CPU3 out of reset first then configure peripheral from CPU1

    2) The configure CPUSEL to CPU3

    3) Then go to CPU3 and configure FSI from CPU3

    The sequence you mentioned above can reset FSI because of following logic : 

    If you assign FSI - Peripheral X in below image to CPU3 using CPUSEL

    Configure using CPU1

    The CPU3 comes out of reset with CPU3SYSRSn reset assertion causing FSI to go through reset because it is assigned to CPU3, and peripheral FSI reset would erase the register config done with CPU1.

    Thanks

  • Thanks Prarthan, this way registers are not getting reset.