This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28379D: IPC problem in core 2

Part Number: TMS320F28379D

Tool/software:

Hi,

I am using IPC2, set by CPU 1 to let CPU2 know data ready to get it from shared memory. I am using IPC interrupt on CPU2 to do this. My problem is that even though I see IPCSTS.IPC2==1, PIEER1.INTX15==1, and CPU register IER.INT1==1,IFR is zero both (PIEIFR1.INTX15 and CPU register IFR.INT1). My interrupt initialization is as below. I am doing same initialization for IPC0 on CPU1. IPC0 is set by CPU2 to let CPU1 know of some data, and it is working. But I have problem on CPU2 for IPC2, I tried IPC1 same ... I would be grateful if you share your opinion.

    Interrupt_register(INT_IPC_2, &TXFILL_IPC);  // Register ISR for IPC Flag 1
    Interrupt_enable(INT_IPC_2);             // Enable interrupt
    HWREG(PIECTRL_BASE + PIE_O_IER1) |=  PIE_IER1_INTX15;
    Interrupt_clearACKGroup(INTERRUPT_ACK_GROUP1);
    Interrupt_enable(INTERRUPT_CPU_INT1);
   // IER |= INTERRUPT_CPU_INT1;
    EINT;
    ERTM;

Thank you