• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 82 subscribers
  • Views 193 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28P550SJ: Description mismatch in TRM

Leo Wu
Intellectual 1920 points

Part Number: TMS320F28P550SJ

Hi experts,

I found some descripiton mismatch in f28p55 TRM

image.png

In the picture, the CLB out connect to OUTPUT-XBAR and CLB OUTPUT X-BAR

However, in X-BAR chatper, there is no CLB OUTPUT X-BAR table. It seems that the OUTPUT-XBAR table is the same with CLB OUTPUT X-BAR, because here are two OUTPUT_XBAR_REGS

image.png

I double check the Table 11-5. Output X-BAR Mux Configuration Table and Table 30-4. CLB Output Signal Multiplexer Table

In table 30-4

CLB1_OUT12-All XBAR-G1.2

CLB1_OUT13-All XBAR-G3.2

CLB2_OUT12-All XBAR-G5.2

CLB2_OUT13-All XBAR-G7.2

In table 11-5, G1.2, 3.2, 5.2 and 7.2 are all reserved.

Q1: Does it means some MUX choices in Table 11-5 are reserved for CLB output? In Table 30-4, there four CLB Output Signal connecting to All XBAR. Does it means each tile can output 2 signals to GPIO pin?

image.png

There is no EPWMCLDIV in PRECLKDIVSEL register.

Q2: SYNCCLBTILECLK can only be set as the same frequercny with SYSCLK?

image.png

image.png

Q3: Our customer FENGTIAN feedback that they need set the large value to prescale value, the CLB clock can out put Square wave signal, is it normal?

In INTPULSEPOS bit, it describes that Interrupt pulse generation occurs at the end of the conversion, 1 cycle prior to the ADC result latching into its result register.

image.png

image.png

Q4: Should The interrupt signal be triggerred on the red circle?

image.png

image.png

Q5: Which conversion time estimation is correct?

Thanks,

Leo

  • 0
    TI__Intellectual 2040 points

    Hi Leo,

    1. Yes, the MUX choices you mentioned are reserved for CLB outputs. Each tile can output to two GPIOs through output XBAR.
    2. Yes, the SYNCCLBTILECLK can only be set to SYSCLK in synchronous mode.
    3. Can you please elaborate the issue? From your screenshot the strobe is enabled. So the specified bit(Tap select) of counter register will be passed to the output. 

    Please open a separate thread for queries regarding ADC. 

    Thanks,
    Praneeth

  • 0 in reply to Venkata Praneeth Somina
    TI__Intellectual 1920 points

    Hi Praneeth,

    For Q3, our customer feedback that if they set value of prescale value to 200. It will not output square wave signal. If they value of prescale value over 10000, it will output square wave signal. However, the value of prescale value should affect the square wave signal output.

    Thanks,

    Leo

  • 0 in reply to Leo Wu
    TI__Intellectual 2040 points

    HI Leo, 


    To better understand the behavior, can you please share the following?
    1. How customer configured the CLB?
    2.A scope shot of the waveform and how they are probing it.

    Thank you,
    Praneeth