This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Clarification of C2806x Spec - Standby Power Values?

Team,

On page 76 of the C2806x datasheet, it states the current draw in STANDBY mode on the IDD pins with “VREG DISABLED” is 6mA. But there is no column for IDD current for “VREG ENABLED”. Does this imply that the minimum current, regardless of GPIO output currents, in standby mode is 6mA? If not, what is the absolute minimum current draw in STANDBY mode, assuming that all GPIO’s are set to outputs with a value of ‘0’ and having no loads?

Thanks,

John

  • IDD refers to the 1.8V core supply, VDD.  When the VREG is enabled there will be no external power supply connected to VDD and therefore no current draw ( IDD ) from an external source on that supply.  Any current consumed by the 1.8V logic will show up on VDDIO ( IDDIO ) since it is being powered from the internal VREG.

    It can be seen that IDDIO in standby with VREG disabled is typically only 400uA, with typical IDD of 6mA.  With VREG enabled IDDIO includes the core logic and is typically 8mA.

  • Hi Joe,

    Just to clarify - I read this as saying best standby current that we can get with Piccolo is either 6mA or 8mA?

    Is there a standby mode that can get to a current < 1mA?  8mA is awfully high.

    Thanks,

    John

  • The 2806x DS is still in TMX phase so these numbers may change.  2803x spec'd HALT uA range and I would expect 2806x will be <1mA when characterization is complete.  As for standby, the oscillator and PLL remain functional for quick responses to external interrupts which increases the current for this mode.