I am trying to boot Concerto Control Subsystem from RAM , for debbuging purposes, waking up the C28 from IDLE using this IPC function in the M3 code:
IPCMtoCBootControlSystem(CBROM_MTOC_BOOTMODE_BOOT_FROM_RAM);
One issue I have found (according to 6.6.2: C-Boot ROM RAM Initialization from the TRM SPRUH22B) is that C-Boot ROM zero-initializes the M0 RAM every time it is RUN after the control subsystem reset.
I can not find a way to get the C28 waiting at idle without a previous reset, so when the M3 tries to wake the C28 up with the IPC Boot function, the M0 RAM memory (where "code_start" lies at address 0x000000), has already been initialized. Then, instead of jumping to _c_int00 and later to main, it results into an iTRAP exception.
Meanwhile, one alternative option I've tried (from the TI wiki http://processors.wiki.ti.com/index.php/Concerto_Dual_Core_Boot ) is commenting the IPC Boot function at M3 code and just load and run both cores manually, using standard GEL file and without having C28 waiting at IDLE.
Thanks in advance