This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Sergio,
The IO buffers have a limited frequency range. The datasheet lists 25 MHz which is 40 ns per edge (see table 6-12). This is close to the 50 ns you measured.
Jeff
A couple of additional thoughts -
If you do a read-modify-write operation - for example writing to a 'bit' in a SET/CLEAR/TOGGLE register will actually read the register, modify the bit and write it back. This can cause delays since the reads have wait states (2 wait) and you can't read at the same time you write.
Another thought: back-to-back writes to this peripheral frame will introduce a 1 cycle delay.
Lori