• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 81 subscribers
  • Views 370 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Help me about Enable Overrides the sequencer for 280x's ADC

xufeihx
Intellectual 500 points


For example, assume:

The SEQ_OVRD bit set to 1, Enabled Overrides the sequencer

The SMODE_SEL set to 1 in Simultaneous Sampling Mode.

The ADC is in cascaded-sequencer,continuous-conversion mode with MAX_CONV1 set to 3.

The INT_MOD_SEQ1 = 0 ,the interrupt flag will be set every four pairs of result register updates. The wraparound always occurs after ADCRESULT15 register update.

My question is:When The interrupt flag be set, how can I know updated the ADCRESULT0- ADCRESULT7,or ADCRESULT8- ADCRESULT15 just now?

  • 0
    TI__Guru 64510 points

    My interpretation of what you are requesting above and reading TMS320x280x 2801x, 2804x Analog-to-Digital Converter(ADC) Module Reference Guide (Rev. B) (SPRU716) Section 2.3 would seem to indicate that the SEQ1_STATE[3:0] bit field of the ADCASEQSR register would indicate the current pointer into the Sequencer state machine and indicate which conversion is active.

    When the Interrupt Service Routine is executed, it could check this to tell which set of ADCRESULTx registers is being operated on.

    Otherwise, I would think you need to have a flag in your software which keeps track fo the interrupts and "know" that initially the first interrupt will mean ADCRESULT0 through ADCRESULT3 was completed, etc.