• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 83 subscribers
  • Views 1041 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

F28M36 GPIO Configuration Slew Rate

Marc Zetek
Intellectual 800 points
Other Parts Discussed in Thread: F28M36P63C2

Hi,

On page 1389 of the F28M36P63C2 technical reference, under the topic heading of "Initialization and configuration", it states that we must "Configure the GPIO current level and/or slew rate as specified for the mode selected". We have looked at the GPIO section very carefully and do not see a way to specify a current level or slew rate for the pins. In fact, the words "slew rate" only appear 6 times in the manual, none with respect to how to control it.

Was this particular recommendation pulled from the printing of another manual or GPIO which had controllable slew rates and current levels, or have we missed something?

Thank you for your helping,

Marc

  • 0
    TI__Genius 16850 points

    Marc,

     Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

    The GPIOSLR register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the GPIO 8-mA Drive Select (GPIODR8R) register.

    GPIO Slew Rate Control Select (GPIOSLR)

    GPIO Port A (APB) base: 0x4000.4000

    GPIO Port A (AHB) base: 0x4005.8000

    GPIO Port B (APB) base: 0x4000.5000

    GPIO Port B (AHB) base: 0x4005.9000

    GPIO Port C (APB) base: 0x4000.6000

    GPIO Port C (AHB) base: 0x4005.A000

    GPIO Port D (APB) base: 0x4000.7000

    GPIO Port D (AHB) base: 0x4005.B000

    GPIO Port E (APB) base: 0x4002.4000

    GPIO Port E (AHB) base: 0x4005.C000

    GPIO Port F (APB) base: 0x4002.5000

    GPIO Port F (AHB) base: 0x4005.D000

    GPIO Port G (APB) base: 0x4002.6000

    GPIO Port G (AHB) base: 0x4005.E000

    GPIO Port H (APB) base: 0x4002.7000

    GPIO Port H (AHB) base: 0x4005.F000

    GPIO Port J (APB) base: 0x4003.D000

    GPIO Port J (AHB) base: 0x4006.0000

    1 Slew rate control is enabled for the corresponding pin.

    0 Slew rate control is disabled for the corresponding pin.

     

     

    This post will alert our team to update the documentation accordingly.

     

  • 0 in reply to Lenio Cacula
    TI__Mastermind 22025 points

    Mark,

    I'm not sure where Lenio got those registers from, but they are incorrect.  F28M35x and F28M36x DO NOT have drive strength or slew rate control.  If you refer to the register map in the documentation you'll find that these registers do not exist.  This verbiage was copied from another user guide and accidentally got left in.  I will contact that appropriate parties to get this fixed in the documentation.

    Trey

  • 0 in reply to Trey German289
    TI__Genius 16850 points

    I apologize for the incorrect information.