This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

28035: Peripheral Frames (Memory)

Hi,

I think I read in one of the ti documents that it is possible that it's possible to use the peripheral frames (RAM, I think) as for data (but not program).  Assuming, of course, that the peripherals in question are not being used in the given application.

Is this true, and how does it perform compared to the MSARAM and LSARAM?

Thanks,

Chris

  • Chris,

    I don't see what you're looking to do here.  The peripheral frames contain the peripheral registers.  There really isn't going to be much capability in terms of storing stuff into unused peripheral registers.  In any event, the peripheral frames are not any faster than the internal RAM.  Internal RAM is 0 wait-state.  Some of the peripheral frames are 0 wait-state, but some have a couple of wait-states for reads.  This is documented in the datasheet SPRS584j, Table 3-5.

    Regards,

    David