• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 81 subscribers
  • Views 341 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28377D's POR release timing

Nomo
Guru 16800 points

Other Parts Discussed in Thread: TMS320F28377D

Hello,

Let me know when the POR on TMS320F28377D is released.
In my customer's system, VDD is powered up after VDDIO is powered up.
Rightfully, I think that POR is released after VDD is powered up.

Best Regards,

Nomoto

  • 0
    Guru 16800 points

    Hello,

     

    Any update on my question?

     

    Best Regards,

    Nomoto

     

  • 0 in reply to Nomo
    TI__Expert 7885 points

    Hello Nomoto,

    There is indeed a POR on the VDD rail which we don't spec as of now because it should not be considered a proper SVS solution.  There has not been extensive characterization on this yet, but the typical value for the voltage at which the POR will release reset is approximately 0.99V.  There is also a 40us delay from when the threshold is crossed and when XRSn is released.

    Please be aware that the POR is not meant to be used as SVS.  If a customer is concerned about monitoring the voltage rails to ensure the device goes into reset when the rails fall out of spec, an external SVS solution should be implemented.

    Best Regards,

    Adam

  • 0 in reply to Adam Dunhoft
    Guru 16800 points

    Hello Adam-san,

    Thank you for your reply.
    And I could understand.

    Best Regards,

    Nomoto