This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

why GpioCtrlRegs is not accessibile to Cpu02 in delfino dual ?



Hello,

I have a question (it's the title),

why GpioCtrlRegs is not accessibile to Cpu02 in delfino dual ?

Differently ClkCfgRegs is accessible to both Cpus by means of  CLKSEM Register ?

  • Hi,

    On this device, CPU1 is master CPU and it controls the device initialization part. Allocation of GPIO to each CPU sub-system is part of this hence control is given to only CPU1. This is also critical for some safety application where specific tasks are done by CPU1 and CPU2 and accordingly GPIOs are assigned to each CPU sub-system and don't want non-master CPU (which is CPU2) to change the GPIO settings.

    Regards,

    Vivek Singh