This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

C2802x I2C Question

I’ve taken the I2c slave example project in SPRAAN8 and ported it over for C2802x using the 2802x peripheral header files and examples. In running this example, I noticed that when the master sends a NACK and STOP, the NACK interrupt flag in the I2C Status Register is never set and the NACK INTCODE of 010 is never generated even though I have enabled NACK in the I2C Interrupt Enable Register. I get the STOP INTCODE of 110 and the SCD interrupt flag in the I2C Status Register is set. Is STOP a higher priority than NACK? Is that why the NACK interrupt condition is not reported? So is there anything in the C2802x I2C peripheral to indicate that a NACK was sent by the master when the C2802x is in slave mode? The I2C manual isn’t very clear.