• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 82 subscribers
  • Views 942 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

General question on SARAM (Mx/Lx)

Ben 11
Prodigy 130 points

Hello,

I have a general question about the SARAM used in the F28335.

What are the differences between [M0,M1] and on other side [L0,...,L7] blocks

It is because some Lx SARAM have a secure zone (but not all) ?

It is because some Lx have double access from DMA bus and from memory bus (but not all) ?

 

And why SARAM, for single access RAM ?

 

Thx,

ben

  • 0
    TI__Guru** 115271 points

    Hi Ben,

    You have correctly mentioned the difference between these RAM blocks.

    It is because some Lx SARAM have a secure zone (but not all) ?

    Correct.

    It is because some Lx have double access from DMA bus and from memory bus (but not all) ?

    Correct.

    I did not understand the following question -

    And why SARAM, for single access RAM ?

    If your question is about single cycle access then yes, all the RAMs are single cycle access RAMs.

    Regards,

    Vivek Singh

  • 0 in reply to Vivek Singh
    Prodigy 130 points
    Thanks for your answer.

    So why some are named Mx and others Lx, if there are still differences inside Lx blocks ? Is there another important difference between the Mx blocks and Lx blocks to name these SRAM with a dedicated prefix ?

    Or it is just a commercial detail, and we not have not to pay attention for this...

    Sincerely,
    ben
  • 0 in reply to Ben 11
    TI__Guru** 115271 points

    Ben,

    M0/M1 are small block of RAMs (2KB, 1KW) where as Lx RAMs are 8KB (4KW).

    M0/M1 are non-secure RAMs where as some of Lx are secure RAMs.

    M0/M1 are dedicated RAMs for CPU where as some of Lx RAMs are shared with DMA.

     if there are still differences inside Lx blocks.

    Some of the LSx RAMs are SECURE and only accessible from CPU and some are non-secure and shared between CPU and DMA.

    Please refer section 3.1 Memory Maps in data manual for more detail.

    Regards,

    Vivek Singh