• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 83 subscribers
  • Views 1246 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Code security module(CSM) & ECSL in concerto families

MHD
Prodigy 60 points
Hi every one, I want to secure my uploaded (programmed) code to the processor from reverse engineering and for this purpose there are code read protection in the other ARM based MCU from NXP ,ST ,etc which called CRP and no other extra option needed,while in the TI there are various security features and modules like CSM,ECSL ,OTP memories and derived execute only and jtag lock status which confused me completely. Is there any complete references manual about this security features ? I only want to limit my code to only run by processor and disable or debugging and code fetching states. with best regards.
  • 0
    TI__Guru** 115271 points

    Hi,

    Security on C28x device is handled by CSM (Code Security Module). Security implementation is done to secure the code and it's protected by 128bit passwords. CSM has different feature (like you mentioned ECSL/EXEONLY etc) and all the details are provided in the device TRM. Please go through CSM detail in TRM and if you have questions about specific feature, let me know.

    I only want to limit my code to only run by processor and disable or debugging and code fetching states.

    Can you provide some more detail on what you are planning to secure and on which side (M3 or C28x)?

    Regards,

    Vivek Singh

  • 0 in reply to Vivek Singh
    Prodigy 60 points

    Really thanks for your reply & excuse me for my bad  explanation.

    Whats your meaning about TRM ? is this a kind of manual document? can you give me a link or full name please?

    The most important section of my code is which executed by C28 processor,however reasonable level of security for M3 is desired but not as important as C28 is.

    e.g. in NXP or ST MCU products there are a security feature which called CRP (code read protection), when you enable this feature and put your CRP in highest level of security,reading and debugging code from MCU will be impossible .

    I'm searching for a such feature.which protect my codes then codes stored and process by  C28 will be impossible for reading/debugging /reverse engineering & code extraction/ these codes are only execute by processor .

    Also whats function of OTP memory? is this for storing password? or be used for other purposes?

  • 0 in reply to MHD
    TI__Guru 60865 points

    Hi MHD,

    The TRM is the device Technical Reference Manual.  You can find it on the landing page for a particular device on ti.com here:

    The first link is the device datasheet, the second is the silicon errata, and the third is the TRM.  You can find additional relevant documents in the "Technical Documents" tab.  

    Here is the direct link for F28M35x: http://www.ti.com/lit/ug/spruh22g/spruh22g.pdf 

  • 0 in reply to MHD
    TI__Guru** 115271 points

    Hi,

    e.g. in NXP or ST MCU products there are a security feature which called CRP (code read protection), when you enable this feature and put your CRP in highest level of security,reading and debugging code from MCU will be impossible .

    We have similar security on C28x. Once user programs 128bit password at password locations in flash, all the flash sectors and secure RAMs become secure and reading/debugging from these secure memories get disable.

    Which Concerto device you are using ?

    Also whats function of OTP memory? is this for storing password? or be used for other purposes?

    OTP memories are used to store TI specific info as well as some user application info. These are not used for passwords. Passwords are stored in main flash array.

    Regards,

    Vivek Singh