I have implemented a software which uses internal watchdog timers for cpu 1 and cpu 2.
Cpu2 on 1st wdt generates interrupt to cpu2 itself and in ISR wdt is configured to reset mode after saving debugging info.
On 2nd cpu 2 wdt timeout..Core 2 resets and generates NMI on cpu 1. After 5 such cycles..I reset cpu core 1.
This is working fine in debugging environment as after core 2 reset I reload/restart execution from cpu 2 main
However, when I flash hex files..Cpu 2 resets only once (written a test logic to generate wdt timeout after 10 sec)
Execution doesn't return to main. Code_start location on map file seems to be okay.
Please suggest ways to resolve this issue so that after core 2 reset..Cpu 2 execution returns to main.