Hi Champs,
A customer has the issue that he is using a sigma delta modulator which has an inverted clock signal compared to the alignment which we are showing in the TRM of F28377 (Figure 13-5. Operation Diagrams).
Basically he wants sample the data signal on the falling edge of the clock. Is it possible to configure the SDFM to work in this way?
