• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 82 subscribers
  • Views 655 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28377D: TMS320F28377D Internal RAM Distribution

Robert Paehr
Prodigy 100 points
Part Number: TMS320F28377D


I am looking to use the TMS320F28377D processor in a new design. The data sheet for that processor indicates that this device can have up to 102KWords of RAM (204KBytes).  The TRM for this processor, on Page 124, Figure 2-13, shows several separate blocks of RAM used for different purposes (CPU1.LSx RAM, CPU1.M0 RAM, CPU1.M1 RAM, CPU1.Dx RAM, CPU2....etc.).  Is the 102KWords of RAM distributed between all of these blocks?  If so, what is this distribution?  If I have a 75KWord application program for CPU1 that needs to run from RAM for the higher speed requirement (transferred from Flash to RAM at boot time), where does that 75KWord program get placed?  Is there a memory map that shows how large each of these memory blocks are?

  • 0
    TI__Guru** 115411 points

    Hi Robert,

    Is the 102KWords of RAM distributed between all of these blocks?  If so, what is this distribution?

    Yes, that is correct.

     If I have a 75KWord application program for CPU1 that needs to run from RAM for the higher speed requirement (transferred from Flash to RAM at boot time), where does that 75KWord program get placed?  Is there a memory map that shows how large each of these memory blocks are?

    From the RAM speed point of view, all the RAMs are 0-wait state ( when accessed from single masters in case of shared RAM). All the RAMs, except MSG RAMs can be used for application program. Device datasheet  has table (Table 6-1. C28x Memory Map) which has distribution of RAMs.

    Regards,

    Vivek Singh

  • 0 in reply to Vivek Singh
    Prodigy 100 points
    Thank you, Vivek. I'm just getting into all of the information for this processor (the TRM is 2400+ pages!!) and didn't know that memory allocation table existed. This answers my question and should not pose a problem for my Application.
  • 0 in reply to Robert Paehr
    TI__Guru** 115411 points
    I understand Rabert. We are happy to answer any queries from our customers to expedite their development time.
    All the best for your development.

    Vivek Singh