This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28379D: Peripherals controlled by CPU 2

Part Number: TMS320F28379D

Hello there,

i want to use SCI as UART on TMS320F28379D controlled from CPU 2.
Actually i think i allready found some information i was looking for, (e2e.ti.com/.../418734
but´d like to clarify it on a more abstract level - not tied to a specific paripheral.
 

Question 1:
Since the linked thread is allready a bit old - is there an approach guide on how to bring peripherals to work on from CPU 2?

My understanding is:

1.)  CPU 1 / CPU 2
Both CPU´s are initiating thier "exclusivly private" system parts independently of each other like
- InitSysCtrl();
- InitPieCtrl();
- InitPieVectTable();
- may be InitTimer_0();

2.) CPU 1
 - configures those pins which need it in order to work with a related peripheral
 - sets control of peripheral(s) to CPU2 
2.) CPU 2
- waits for "access granted" to peripheral(s) by polling MemCfgRegs for certain bits to be set
- configures peripheral(s)