• State Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 1 answer
  • Subscribers 84 subscribers
  • Views 1070 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LAUNCHXL-F28377S: GPIO70

Jingtai
Genius 4575 points
Part Number: LAUNCHXL-F28377S


I need 3 SPIs therefore *** has to be used but the GPIO70 is only located in CAN instead of in J1-J8. How can I connect to GPIO70?

  • 0
    Guru 192875 points

    Hi Jingtai,

    Jingtai said:
    I need 3 SPIs therefore *** has to be used but the GPIO70 is only located in CAN instead of in J1-J8. How can I connect to GPIO70?

    That's exactly there's a provision to remove 0E resistor ie R44 and tap the GPIO70 signal and use the required muxing scheme.

    Regards,

    Gautam

  • 0 in reply to Gautam Iyer
    Genius 4575 points

    Thanks for your support.

    Is it possible that I remove R44 and connect a wire from GPIO70 to one position in J1-J8? For example I cut the PCB line of ADCIN14. Which line in the PCB is easier to cut? I don't need ADCs, DACs and PWM on chip and there are many posions in J1-J8 are not used. Or there are any better solutions?

     

  • 0 in reply to Jingtai
    Guru 192875 points
    Offcourse, you can do that. Just ensure that there's no connectivity when you cut the tracks.

    Regards,
    Gautam
  • 0 in reply to Gautam Iyer
    Genius 4575 points

    Thank you.

    In these schematics the description is different concerning GPIO92/99. There are SPI CSs in one schematic. What is the difference?

  • 0 in reply to Jingtai
    Guru 30330 points

    Jingtai,

    Gautam has described what your options are. 

    as for the discrepancy with GPIO92 and GPIO99, The BP_HEADERS_J6 schematic symbol has what the BoosterPack standard recommends. We try our best to align to this standard, but it is not always possible. You have correctly found that GPIO92 and GPIO99 do not have any SPI functionality muxed with them. Even though the BoosterPack Standard recommends that a Chip Select pin is available, we have at least provided a GPIO to manually control if needed.

    As for resolving your issue, you can manually jump GPIO70 from R44 to any available location on the BoosterPack header dependent on your requirements. If you look at the same J6 header, Pin 58 can also be a SPI chip select signal. We have not connected any signal to that pin location so you are free to wire it up as you wish. It will not cause contention with any feature on the board.

    Regards,
    Mark

  • 0 in reply to Mark Labbato
    Genius 4575 points

    Thanks for your support!