Hi Team,
I am working with a customer who is using the TMS320F28075 as a slave device.
They notice a violation of the 250ns setup time required for SDA, before SCL rises. Note that they are running the I2C bus at 100 kHz.
This occurs when their master performs a writeRead with the TMS320F28075. An example of where the error occurs in the data stream is shown below:
Below is a scope of the timing violation. The points at which SDA (in blue) crosses VIH and SCL (in yellow) crosses VIL are marked in red. The setup time between these points is either zero or negative due to the rising edges occurring too close together. Note that they are using 4.7K pullups on these lines.
Do you happen to know if this kind of behavior has been seen before when the TMS320F28075 is in slave mode? If not, do you know if there is a way to fix this timing violation?
Regards,
Andy

