This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I wonder if there is any latency in the CPU <=> CPU or CPU <=> CLA message RAMs. Or is the data written on one core in the next SYSCLK cycle available on the other core?
Thanks,
Thomas.
Hi Thomas,
Yes, data written from one core is available for read in next cycle from other core.
Regards,
Vivek Singh