• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 83 subscribers
  • Views 275 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28377D: TMS320F28377D

qcsoft
Prodigy 150 points
Part Number: TMS320F28377D
Other Parts Discussed in Thread: C2000WARE

Hi,

We what to boot load both CPUs via SPI from a serial flash device ( AT25SF041-SSHD-T ).

We are not going to use the boot pins to trigger this.

The CPU firmware images will be loaded from an application using a custom protocol and stored to the SPI serial flash device.

Then upon command, the processor will be instructed to load the new firmware images into both cores.

I would like to know if you have some sample code that will perform this procedure.

Do the firmware images for each CPU need to reside only at serial flash address 0 or could they be saved else where on the serial flash device ?

  • 0
    TI__Mastermind 32995 points
    Hi QCSOFT,

    We have an example provided for the SCI/UART, but not specifically for SPI.

    Please see the sci_flash_kernel example in C2000Ware and the serial_flash_programmer tool in C2000Ware.

    Please also see www.ti.com/lit/sprabv4

    Regarding your SPI serial device. It depends on how your it is able to be accessed. If it is like an EEPROM, I do not think that you have to access address 0, but you should be able to read memory at different addresses by sending the address to the device.

    For your solution, you would need to store your SPI flash kernel into flash and then when the DFU command is given to the C2000 device, you would need to copy the kernel to RAM and then load and program your new flash image.

    Hope this helps.

    sal