• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 82 subscribers
  • Views 571 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Compiler/TMS320F28335: C2000: CPU Register Bit (TRB)

PREETISH SANKHUA
Prodigy 140 points

Part Number: TMS320F28335

Tool/software: TI C/C++ Compiler

Hi,

I am trying to update the TRB bit (5th bit) of CPU-Timer 0, Control Register (TIMER0TCR) to 1, which didn't work. I am able to update the bit value to 0. I have gone through the datasheet (sprufb0d.pdf) and found this is a R/W bit. In CCS debug mode even on forcefully updating the bit value to 1 didn't work. What could be the reason for such a behavior? Can someone suggest how I can update this bit to 1 or if any other dependency is there on this CPU register bit which is preventing me to do so.

Thanks.  

  • 0
    TI__Guru* 82670 points
    Preetish,
    Thanks for reaching out to the C2000 E2E Forum. TRB bit behaves a little differently than most of the R/W bits, in that it always reads back a zero. When the bit is written to, its effect is to reload the TIMH:TIM and the prescale counter. So to observe the effect of a W-1, you'll need to look at those registers. Essentially it's passing a latched value to the logic, but there is no reason to retain the "1" since the signal is passed on the next clock edge, and then cleared locally.

    Best regards,
    Matthew