• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 495 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28375D: Question about "Table 6-4. EMIF Chip Select Memory Map".

Shinji Ueda
Expert 5440 points
Part Number: TMS320F28375D


Hi champs,

I have a question about "Table 6-4. EMIF Chip Select Memory Map" @datasheet.
Device is F28375D.


Can CLA access "EMIF2_CS0n - Data" ?

Because I saw TRM P.2594 25.1 Introduction Figure 25-1. EMIF Module Overview ,
CPU1 and CPU1.CLA1 can access EMIF2.

Which is correct?

Regards,
Shinji Ueda

  • 0
    TI__Guru** 115881 points

    Ueda-san,

    Both are correct. Figure shows that CLA has access to EMIF2 which is correct because CLA has access to CS2 space of EMIF2. EMIF2 CS0 is SDRAM space and not supported for CLA. In general CLA process control data hence access need to be deterministic and in case of SDRAM it may not be deterministic due to refresh cycles which could stall access for long time hence only CS2 (ASYNC) access is supported for CLA.

    Regards,

    Vivek Singh