• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 82 subscribers
  • Views 736 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28034: Behavior when conflicting ePWM between TBCTR write and reset TBCTR to zero at up count mode

Hisao Uchikoshi
Genius 15310 points

Part Number: TMS320F28034

Hi Experts,

Regarding ePWM, TBCTR configured as count up mode is counting up to the period(TBPRD). When a software is attempting to write new TBCTR at just TBCTR reaches to TBPRD, what happens? 

case 1) TBCTR is reset to zero at the next edge of TBCLK after TBCTR equals to TBPRD and continue to increment the count.  Thus, writing TBCTR is ignored.

case 2) TBCTR is updated to new writing data  at the next edge of TBCLK after TBCTR equals to TBPRD and continue to increment the count. Thus, TBCTR is NOT reset to zero. 

Regards,

Uchikoshi