This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28379D: Digital Power Library SPLL frequency tolerance

Part Number: TMS320F28379D
Other Parts Discussed in Thread: TIDM-1007

I am using SPLL_1PH_SOGI from TI library in a similar way than within TIDM-1007 design. Zero crossing detection (ZCD) is based upon SPLL signal.

Assuming grid frequency is 50Hz, SPLL is initilalized accordingly.

But when grid frequency waries, ZCD is disturbed, no more phased with 0 value of grid sinus signal. Thus SPLL is certainly disturbed also.

This is true even with a small change of frequency, for instance 51Hz.

Does this mean that SPLL does not allow any frequency shift during operation?

Or do we have to update dynamically SPLL parameters with actual measured frequency?