• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 83 subscribers
  • Views 499 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28375D: F2837xD EMIF2 : 16bit memory interface

Shinji Ueda
Expert 5440 points

Part Number: TMS320F28375D

Hi champs,


I have a question about EMIF2 16bit memory interface.



On TRM P.2612
-------------------------------------------------
The EMIF address pin EM1A[0] always provides the least significant bit of a 32-bit word address. Therefore, when interfacing to a 16-bit or 8-bit asynchronous device, the EM1BA[1] and EM1BA[0] pins provide the leastsignificant bits of the halfword or byte address, respectively.
-------------------------------------------------
This is for EMIF1.


When it uses EMIF2,
-------------------------------------------------
The EMIF address pin EM2A[0] always provides the least significant bit of a 32-bit word address. Therefore, when interfacing to a 16-bit or 8-bit asynchronous device, the EM2BA[1] and EM2BA[0] pins provide the leastsignificant bits of the halfword or byte address, respectively.
-------------------------------------------------

As above, is my understanding correct?




Does it work correctly when connected as follows?

Delfino       Asynchronous
EM2A[0]       ADR[0]
EM2A[1]       ADR[1]
          -
          -
          -
EM2A[12] 　　 ADR[12]

Regards,
Shinji Ueda

  • 0
    TI__Guru** 116081 points

    Ueda-san,

    On TRM P.2612
    -------------------------------------------------
    The EMIF address pin EM1A[0] always provides the least significant bit of a 32-bit word address. Therefore, when interfacing to a 16-bit or 8-bit asynchronous device, the EM1BA[1] and EM1BA[0] pins provide the leastsignificant bits of the halfword or byte address, respectively.
    -------------------------------------------------
    This is for EMIF1.


    When it uses EMIF2,
    -------------------------------------------------
    The EMIF address pin EM2A[0] always provides the least significant bit of a 32-bit word address. Therefore, when interfacing to a 16-bit or 8-bit asynchronous device, the EM2BA[1] and EM2BA[0] pins provide the leastsignificant bits of the halfword or byte address, respectively.
    -------------------------------------------------

    As above, is my understanding correct?

    Yes, your understanding is correct. Please note that  this is for ASYNC interface only.

    Does it work correctly when connected as follows?

    Delfino       Asynchronous
    EM2A[0]       ADR[0]
    EM2A[1]       ADR[1]
              -
              -
              -
    EM2A[12] 　　 ADR[12]

    EMIF2 has only 16bit interface so as mentioned in earlier section, you need to connect EM2BA[1] of Delfino device to to ADR[0] of external device (like below).

    Regards,

    Vivek Singh