Hi,
I am using TMS320F28062 processor's internal ADC to capture 4 signals, they are paired in 2 simultaneous sampling pair A0-B0 and A1-B1.
First pair's start of sampling is triggered by EPWM signal at 20KHz, once the these signals are converted ADC generate an ISR.
In this ISR I use software trigger to start sampling of second pair of signal and wait for conversation to be finish.
All the RAW ADC values are saved in 4 unsigned int array of 2000 size.
1. first pair of signals gets distortion at exactly same sampling point.
2. Second pair of signals get distortion on exactly same sampling point but different than first pair.
3. All these signals have filter of R=100 ohm and C = 1 microF
Question:
1. Do I have to use any fix delay between pair one end of convertion and pair 2 start of sampling.?
2. Is there any need for discharging the internal S/H capacitor between samples.?
3. any limit on sampling frequency for simultaneous sampling?
Thanks






