• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 82 subscribers
  • Views 647 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

GS RAM TMS320F28379D and TMS320F28075

serhii chekanov
Intellectual 640 points

Other Parts Discussed in Thread: TMS320F28379D, TMS320F28075

Hi, TI!

Could you help me to search information about wait in GlobalShared RAM .

It is zero Wait? Like in LocalShared RAM?

Where i can see RAM wait Description for MCU TMS320F28379D and TMS320F28075?


And confirm me please that the D0, D1 RAM is like Local Shared LS0...5? But without CLA


With best regards , Serhii.

  • 0
    TI__Guru** 117311 points

    Hi,

     It is zero Wait? Like in LocalShared RAM?

    Yes, all the RAMs are 0 wait state. RAMs which are shared will add extra wait state if access by multiple masters at same time due to arbitration. 

     And confirm me please that the D0, D1 RAM is like Local Shared LS0...5? But without CLA

    Correct.

    Regards,

    Vivek Singh

  • 0 in reply to Vivek Singh
    Intellectual 640 points

    I understand it correctly, if you re-divide the memory of GlobalShared into the memory of the program and Data (Page 0 and 1), then nothing terrible will happen?

    Suppose I take a section of GS5-6 I give for the program-Page 0, and GS0-4 for the data (Page 1 -DATA), and as soon as I get access to the memory of GS0-4 from DMA (Page 1 -DATA) it does not affect the delay execution by the processor program in the memory area GS5-6.

    It turns out these 2 sites do not affect each other? and completely fundamentally separated?