• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 81 subscribers
  • Views 237 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28377D: config driver

user4131395
Prodigy 50 points

Part Number: TMS320F28377D

Hello everyone:

I read the files of NnandFlash through SPI_B of CPU1 of 28377D, then gave the control authority of SPI_B to CPU2, and then read the files of NandFlash through CPU2. The function is normal. Now, due to the need to configure SPI_B permissions to CPU1 and then operate NandFlash, file access fails at this time. Through emulator tracking, it was found that the root directory data read through SPI_B was wrong. Now I don't know which direction to solve the problem. I hope Great God can give me more advice. At the same time, TI is looking forward to informing you whether 28377D dual-core has more detailed reference materials for peripheral resource allocation, and what should be paid attention to when using the equipment. Thank you!
  • 0
    TI__Guru 55700 points
    User,

    From your post, I believe you were able to successfully read NANDFLASH using SPIB when using CPU1. But, having issues when you try to do the same with CPU2. Am I correct?

    By default all peripherals, GPIO pins and global shared memory belong to CPU1. You need to have your CPU1 application assign these resources to CPU2. So, check whether SPIB GPIO pins assigned to CPU2? Is SPIB peripheral assigned to CPU2? Are you using any of the global shared RAM to store the NANDFLASH contents? If so, you need to assign the corresponding Global shared RAM to CPU2.

    Regards,
    Manoj