Can you give an indication of the min/max leakage current for the ADC analog input (datasheet table 6-26)? What is expected under what conditions?
Any design recommendations to give?
Best regards,
Frank
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Can you give an indication of the min/max leakage current for the ADC analog input (datasheet table 6-26)? What is expected under what conditions?
Any design recommendations to give?
Best regards,
Frank
Frank,
From my own experience, the leakage current is usually well within the TYP value. Parasitic leakage is typically worse at higher temperatures.
Keep in mind that the leakage current does not cover the in-rush current seen on the pin when the sample + hold capacitor is being charged. This in-rush current during sampling can be greater than the leakage current.
-Tommy