• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 83 subscribers
  • Views 344 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28022: Conditions for SHDWAFULL bit Set to 1 in CMPCTL

Benjamin Zhou
Expert 4000 points
Part Number: TMS320F28022

Hi Team,

   My customer used F28022 as primary PFC controller, and used shadow mode for CMPA register update,  and during their products' test,  while the bit SHDWAFULL is set to 1, their system THDI is very bad.

   Could you kindly give comments on below items:

    1) Conditions on SHDWAFULL bit is set to 1?  which means the CMPA shadow FIFO is full?

    2) Comments on how to eliminate the condition that SHDWAFULL set to 1?

Expect for your reply, thanks.

Best Regards

Benjamin

  • 0
    TI__Mastermind 42195 points

    Benjamin,

    1. SHDWAFULL is set when a 32-bit write to CMPA:CMPAHR register or a 16-bit write to CMPA register is made. A 16-bit write to CMPAHR register will not affect the flag. This bit self clears once a load-strobe occurs.... Yes this means that a value has been written to the shadow register, but no load-strobe pulse has occurred.
    2. Only update the Shadow registers once before each load strobe. Alternatively you could read the SHDWxFULL bit before writing to the registers. If you have a more up-to-date value that you would like to write to the shadow register I think you will be forced to trip this flag.

    Regards,
    Cody 

  • 0 in reply to Cody Watkins
    TI__Expert 4000 points
    Cody,
    Thanks for your clarification and suggestion.

    Best Regards
    Benjamin