This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F280049: ADCCLK PRESCALE

Part Number: TMS320F280049

Hi,

based on the F28004x technical manual, page 1310, table 13-8 ADC Timings in 12-bit mode.

understand that ADCCLK can vary by using different ADCCTL2 prescale value, the AD conversion time will increase.

can help to explain how to chose an appropriate ADCCLK  ?

for example, SYSCLK = 10nsec, set ACQPS=14, then the ADC S+H time is 150nsec.

can explain what is the advantage/disadvantage when I set ADCCTL2 = 0 (conversion time is 110nsec)  compare to when I set ADCCTL2 = 6 (conversion time is 410nsec)

will that affect the stability of the AD count ?

Thanks

CK Ting

  • Hi CK,

    There is a maximum ADC clock rate (50MHz) specified in the datasheet:

    You want to use the clock divider to get as close to the max clock rate as possible without going over.  Assuming you are operating the device at 100MHz, you'd always want to pick /2 (the ADC clock isn't free-running, so there are no expected power savings for running it slower). 

    Running the ADC clock faster than the maximum rated frequency will result in erroneous and unpredictable results. 

  • Hi Devin,

    Thanks for the reply, so the recommendation is to pick the ADCLK to run at 50MHz.

    and there is no advantage to pick ADCLK to run at 25MHz if I can chose, no better accurate AD count, right?

    Thanks.

    Regards,

    CK

  • Hi CK,

    Yes, that is correct; there is no advantage to running the ADC slower than 50MHz.